A cache-friendly IPv6 LPM with AVX-512 (linearized B+-tree, real BGP benchmarks)
This project presents a cache-friendly IPv6 longest prefix match implementation using AVX-512 instructions, based on a linearized B+-tree data structure. It includes real BGP routing table benchmarks to demonstrate performance improvements for high-speed packet processing.